



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/473,448	12/28/1999	George Thangadurai	042390.P5761	9991

7590 06/28/2005

Blakeley Sokoloff Taylor & Zafman LLP  
12400 Wilshire Blvd  
7th floor  
Los Angeles, CA 90025-1026

EXAMINER

COLEMAN, ERIC

ART UNIT PAPER NUMBER

2183

DATE MAILED: 06/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/473,448

Applicant(s)

THANGADURAI ET AL.

Examiner

Eric Coleman

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) See Continuation Sheet is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4, 6-19, 21-24 and 26-30 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_.

Continuation of Disposition of Claims: Claims pending in the application are 1-3,5,7-20,22-25,27-31 renumbered as 1-4,6-19,21-24,26-30 per rule 1.126,.

### DETAILED ACTION

1. The numbering of claims is not in accordance with 37 CFR 1.126 which requires the original numbering of the claims to be preserved throughout the prosecution. When claims are canceled, the remaining claims must not be renumbered. When new claims are presented, they must be numbered consecutively beginning with the number next following the highest numbered claims previously presented (whether entered or not).
2. Misnumbered claims 1-3, 5, 7-20,22-25,27-31 been renumbered 1-4,6-19,21-24, 26-30 respectively. This was done because the original claims do not contain a claim 4.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-4,6-19,21-24,26-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris (patent No. 5,859,999) in view of Miu (patent No. 4,484,271).
5. Morris taught the invention substantially as claimed including a data processing ("DP") system comprising:
  - a) Means and method for identifying a first logic value stored in a first register (e.g., see col. 1, lines 30-65)[identifying true or false or one or zero in a predicate register];

b) Means and method for branching to a first location within programming code based upon the first logic value (e.g., see col. 1, line 12-col. 2, line 11);

c) Means and Method for utilizing the first register as a scratch register during execution of the programming code (e.g., see col. 2, lines 12-53)[using the predicate register as scratch register where the contents of some of the predicate registers is also saved and restored]; and

d) Means and method for restoring the first logic value back to the first register after execution of the programming code has finished (e.g., see col.1, lines 60-67, and col. 4, lines 30-58).

6. Morris did not expressly detail claim 1, claim 17 (originally claim 18) claim 21,(originally claim 22)) executing the programming code in a processor firmware layer. Miu, however taught this limitation (e.g., see fig. 3 and col. 11, lines 36-68 of Miu) in a system that used scratch registers (e.g., see col. 57, line 26-col. 58, line 29 and col. 79, lines 15-37 and col. 55,line 43-col. 57, line 53 of Miu).

7. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Morris and Miu. One of ordinary skill would have been motivated to incorporate the Miu teachings of control of branching to interrupts using firmware as taught by Miu at least to ensure that the reliability of the control of branching as the microcode would have been stored in a memory that would not lose its data when the system would lose power or was powered down (e.g., see fig. 3 of Miu and col. 11, lines 36-68 of Miu).

8. As per claim 2, and claim 22 (originally claim 23), Miu taught detecting an occurrence of an interrupt during execution (e.g., see fig. 34 and col. 49, line 54-col. 50, line 11 and col. 51, line 33-col. 52, line 44).

9. As to claim 3, and claim 18 (originally claim 19), claim 23, (originally claim 24) Morris taught identifying a second logic value stored in a second register (e.g., see col. 3, lines 28-33 and col. 1, lines 29-42); branching to a second predefined location within the programming code based upon the second logic value (e.g., see col. 1, lines 29-56, col. 3, lines 19-26); utilizing the second register as a scratch register during execution of the programming code (e.g., see col. 3, lines 34-43); restoring the second logic value back to the second register in response to the second predefined location (e.g., see col. 3, lines 44-64).

10. As to claim 4, (originally claim 5), claim 19 (originally claim 20), claim 24 (originally claim 25) Miu taught the branching to a first predefined location further including computer code for identifying the first predefined location from a plurality of predefined locations in the programming code (e.g., see fig. 9 and col. 16, lines 3-64).

11. As per claim 6, (originally claim 7), claim 26 (originally claim 27) Miu taught storing programming code in a non-volatile memory (238) (e.g., see fig. 9 and col. 15, lines 9-65).

12. As per claim 7 (originally claim 8), claim 27, (originally claim 28) Miu taught utilizing the first register (scratch register) as an index register during execution of the program code (e.g., see col. 11, lines 62-68). This corresponds the predicate register that is used a scratch register in the Morris reference as described above).

13. As per claim 8, (originally claim 9) Morris taught selectively using the predicate registers as predicate registers or scratch registers during execution (e.g., see col. 1, line 29-col.5, line 5).

14. As per claim 9 (originally claim 10), Morris taught saving states before execution (e.g., see col. 3, lines 34-43) and Miu taught saving the rest of processor states before execution of interrupt handlers (e.g., see col. 52, line 57-col. 53, line 38).

15. As per claims 28,29,30 (originally respectively claims 29,30,31) Miu taught the processor firmware layer comprises firmware that utilizes machine readable language (e.g., see col. 47, lines 53-63 and col. 55, line 21-col 56, line 59).

16. As per claim 10 (originally claim 11), Morris taught an execution unit (ALU) (e.g., see fig. 1), general purpose register file coupled to the execution unit containing a plurality of general purpose registers (102) (e.g., see fig. 1); Memory coupled to the execution unit (Memory in fig.1); saving architecture state code (e.g., see fig. 2 and col. 4, lines 53-65) predefined sections corresponding to a logic value of a register whereby the logic value can be restored in response to the predefined sections (e.g., see col. 4, lines 40-52). Morris did not expressly detail an interrupt handler. Miu however taught a processor abstraction layer including interrupt handler that saves architecture state code including plural predefined sections (e.g., see col. 30, lines 34-58).

17. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Morris and Miu. One of ordinary skill would have been motivated to incorporate the Miu teachings of control of branching to interrupts using firmware as

taught by Miu at least to ensure that the reliability of the control of branching as the microcode would have been stored in a memory that would not lose its data when the system would lose power or was powered down (e.g., see fig. 3 of Miu and col. 11, lines 36-68 of Miu).

18. As per claim 11, (originally claim 12), Miu taught storing programming code in a non-volatile memory (238) (e.g., see fig. 9 and col. 15, lines 9-65).

19. As per claim 12 (originally claim 13) Morris taught an embodiment wherein the predicate registers comprised multiple bits in width (e.g., see col. 3, lines 28-33).

20. As per claim 13 (originally claim 14), 14, (originally claim 15), claim 15, (originally claim 16), claim 16, (originally claim 17) Morris taught that the logic value of predicate register can be restored in the register (in one embodiment) and memory location (in another embodiment); the predicate register values were saved in general purpose registers so in that embodiment the logic value in the predicate register as well as the value in the general purpose register corresponded to the predefined section of code (e.g., see col. 3, lines 34-55 and col. 4, line 59-col. 5, line 4).

### ***Conclusion***

21. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Song (patent No. 6,003,129) disclosed a DP system for handling interrupt and exception events (e.g., see abstract).

Eykholt (patent No. 6,260,057) disclosed a system for high performance implementation of system calls (e.g., see abstract).



Jaggar (patent No. 5,701,493) disclosed exception handling system in a DP system (e.g., see abstract).

Song (patent No. 6,061,711) disclosed a system with context saving and restoring in a multi-tasking computing environment (e.g., see abstract).


Col. (patent No. 5,864,701) disclosed a system for managing interrupt delay associated with mask flag transition (e.g., see abstract).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC

  
**ERIC COLEMAN**  
**PRIMARY EXAMINER**